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The silicon substrate carrier was cre-
ated so that a large-area array (in this
case 62,000+ elements of a microshut-
ter array) and a variety of discrete pas-
sive and active devices could be
mounted on a single board, similar to a
printed circuit board. However, the
density and number of interconnects
far exceeds the capabilities of printed
circuit board technology. To overcome
this hurdle, a method was developed to
fabricate this carrier out of silicon and
implement silicon integrated circuit
(IC) technology. This method achieves
a large number of high-density metal
interconnects; a 100-percent yield over
a 6-in. (≈15-cm) diameter wafer (one
unit per wafer); a rigid, thermally com-
patible structure (all components and
operating conditions) to cryogenic
temperatures; re-workability and com-
ponent replaceability, if required; and
the ability to precisely cut large-area
holes through the substrate.
A method that would employ indium
bump technology along with wafer-
scale integration onto a silicon carrier
was also developed. By establishing a
silicon-based version of a printed cir-
cuit board, the objectives could be met
with one solution. The silicon substrate
would be 2 mm thick to survive the en-
vironmental loads of a launch. More
than 2,300 metal traces and over 1,500
individual wire bonds are required. To
mate the microshutter array to the sili-
con substrate, more than 10,000 in-
dium bumps are required. A window
was cut in the substrate to allow the
light signal to pass through the sub-
strate and reach the microshutter
array. The substrate was also the recep-
tacle for multiple unpackaged IC die
wire-bonded directly to the substrate
(thus conserving space over conven-
tionally packaged die).
Unique features of this technology in-
clude the implementation of a 2-mm-
thick silicon wafer to withstand extreme
mechanical loads (from a rocket
launch); integrated polysilicon resistor
heaters directly on the substrate; the
precise formation of an open aperture
(≈3×3cm) without any crack propaga-
tion; implementation of IR transmission
blocking techniques; and compatibility
with indium bump bonding. Although
designed for the microshutter arrays for
the NIRSpec instrument on the James
Webb Space Telescope, these substrates
can be linked to microshutter applica-
tions in the photomask generation and
stepper equipment used to make ICs
and microelectromechanical system
(MEMS) devices.
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